



Microfabricated ion trap for a single-ion optical clock

Lucas Groult

ANR-MITTIC Project
Labex First-TF
Equipex OSCILLATOR-IMP

Single ion trapped optical clock :



ESA

Fundamental physics tests



JILA
Ye Group & S. Burrows

Relativistic geodesy



ESO, B. Tafreshi

Deep-space navigation & VLBI


Compact Yb[±] optical atomic clock:

- Ions require smaller set-up than neutral atoms.
- Can be trapped at room temperature.
- Well known metrology for Yb⁺.
- Every laser frequencies can be reached with ECDL (for Yb⁺).
- Possibility to reach small volume for future industrial application.

Goals:


- Frequency stability $\sigma_y(1s) = 10^{-14} T^{-1/2}$
 - Volume < 500 L
 - 10 times better than hydrogen Maser within the same volume.

Single ion trapped optical clock





Single ion trapped optical clock

- Ion Yb^+
- Surface Paul trap in ultra-high vacuum. (10^{-10} mbars)
- Laser Doppler cooling




Laser bench




- 1) + 2) Main breadboard + recoupling breadboard
- 3) Main chamber + detection set-up.

Yb⁺ energy levels

¹⁷¹Yb



¹⁷¹Yb⁺




- 3 Hz wide clock transition: 435 nm
- Only one laser direction required for cooling
- Doppler limit : 0.5 mK
- Secondary clock transition: 467 nm




Lasers set-up


ECDL:
398 nm







ECDL:
369 nm



ECDL:
638 nm




ECDL:
935 nm




Surface Paul trap

- Surface Paul trap.
- RF potential
- Two RF electrodes
- DC endcaps and control electrodes




- Distance ion – trap surface proportional to central electrode width → broad one.
- Anomalous heating : mechanism of ion heating which grow as $1/r^4$. (r : distance ion - trap surface).



From B. Szymanski PhD thesis

From <https://aquadrapauliontrap.wordpress.com/background/>

Current $^{171}\text{Yb}^+$ trap




Current trap version :


- Five wire geometry.
- Printed circuit.
- Substrat FR-4.
- Plug-in SD.
- Chip carrier made out of MACOR.
- DC voltage : about 5 V.
- RF voltage : about 250 Vpp.
- RF frequency : 5.6 MHz

Problems :

- Low trenches aspect ratio : wide gaps (120 μm), thin electrodes (25 μm) $\rightarrow \eta = 0.2$.
- Mediocre surface quality.




Current $^{171}\text{Yb}^+$ trap



- RF potential in xz plan, shows zero potential area at the center of the trap, 500 μm above the surface.
- RF potential shows good harmonicity as we get closer.
- Trapping frequencies are 375 kHz along x and 275 kHz along z.

Detection



Trapped ions

We managed to trap several ions, either single ions or in Coulomb crystal configuration.

- 1 mm pinhole
- Band-pass optical filter (370 nm)
- The ability to form 1D Coulomb crystals allows to set an upper bound on temperature (10 mK)




Image of a four ions Coulomb crystal taken with CCD camera.





Image of a single ion taken with CCD camera.


September 2018





- Bake-out.
- Lower the pressure down from $3 \cdot 10^{-9}$ to $5 \cdot 10^{-10}$ mbars.
- Greatly enhanced lifetime, up to $\tau = 1528$ s.

- Several single ions trapped.
- Every lifetime recorded
- « high pressure » suspected to be responsible for quite short lifetimes ($\tau = 221$ s).


January 2019



New Trap



- Went from prototype to clean trap.
- Full device is 8 x 8 mm.
- Central DC electrode is 600 μm wide.
- The RF « fork » is 600 and 1200 μm wide.
- Each DC control electrode is 250 μm wide.
- Gap: 20 μm wide, 200 μm deep → aspect ratio = 10
- Trapping distance: 650 μm above the surface.




- Wafer 4 inches.
- Si⁺⁺(B)/Box/Si⁺⁺(B)
- Wafer bonding with Si⁺ (500μm).

- Chip-carrier (Global Chip Materials).
- Ceramic UHV compatible.
- 68 connecting pins.
- Low magnetic field ($\approx 100 \mu\text{G}$) but Ni in connection pins.

Step 1 : Wafer-bonding by thermocompression

Solution to chip-carrier 1100 μm depth

- We applied a 30 nm Ti layer and a 250 nm Au layer by sputtering to the two wafers.
- Compress the wafers with a 4kN force, at low N_2 pressure (10^{-6} mbars).
- Heating up to 250°C .
- Slowly relieve the compression tool.





Step 2 : Gold electrode

- Photolithography

Resist



- Evaporation Ti: 30 nm + Au: 250 nm




- Lift-Off.




Step 3 : DRIE

- Photolithography.
- DRIE etching.
- 20 μm wide gaps.
- 200 μm depth etching (down to the Box).
- Scalloping lowering to 100 nm or below.





Step 4 : Packaging

- Resin layer to protect devices during saw-cutting step (300 μm width blade).
- Gluing the device to the chip carrier with H20E ultra-vacuum glue.
- Wire- bonding.
- O₂ plasma cleaning (reduce anomalous heating).
- Goes in main chamber.




Step 4 : Packaging




Two steps verification of the isolation of electrodes:

- We broke a piece of the wafer to look at the side with MEB (Plassys MEB 600).
- Using a prober, we measured the current between each pair of electrodes.





Final device



- Higher trapping distance (from 500 to 650 μm).
- No ferromagnetic materials in electrodes.
- Aspect ratio from 0.2 to 10.
- No degassing materials.
- Cleaner surface quality.

- First trapped ion in Besançon (05/2018)
- Fourth french ion trapper team (all in First-TF) member of the COST TIPICQA.
- Pressure low enough to allow decent life-time (atomic clock)
- Clock laser locked on a frequency comb, but will be locked on ULE cavity in the future (Avinash Kumar).
- Digital control of the experiment will be implemented soon. (Pierre-Yves Bourgeois, Bachir Achi, Jules Chatelier).
- New trap is now ready.
- Spectroscopy coming soon.

Thank you for
your attention !



Post-docs

T. Lauprêtre

PhD students

B. Achi
L. Grout

Staff

P.-Y. Bourgeois
V. Giordano
Y. Kersalé
C. Lacroûte
J. Millo
M. Delehaye

Past members

A. Kumar
E. Bigler
M. Souidi

Lasers set-up

